AN EFFICIENT, LOW RESOURCE, ARCHITECTURE FOR BACKPROPAGATION NEURAL NETWORKS Pedro O. Domingos , Horácio C. Neto
	FPGA Based Architecture for the Data Acquisition Electronics of the Clear-PEM System J. Varela , P. Bento , C. Leong , I. C. Teixeira , J. P. Teixeira , J. Nobre , J. Rego , P. Lousã , P. Relvas , P. Rodrigues , A. Trindade
	Re-configurable computing, Parameterized algorithms, Parameterized design methodology. Aparna Nagargadde , Sridhar Gangadharpalli , Sridhar. V
	PIPELINING SEQUENCES OF LOOPS: A FIRST EXAMPLE Rui Rodrigues , João M. P. Cardoso
	OPEN ARCHITECTURE HIERARCHICAL PLACEMENT FOR FPGA DATAPATH DESIGNS Dong Kwan Kim , Cameron Patterson , Peter Athanas
	OPTIMIZING AREA ON THE GENERATION OF SPECIFIC CIRCUITS IN FPGAS FOR SIMD APPLICATIONS Germán León , José M. Claver , Germán Fabregat
	A TEST INFRASTRUCTURE FOR COMPILERS TARGETING FPGAS Rui M. M. Rodrigues , João M. P. Cardoso
<< Start < Prev 1 2 Next > End >>

Go Back