|
Title:
|
A TEST INFRASTRUCTURE FOR COMPILERS TARGETING FPGAS |
|
Author(s):
|
Rui M. M. Rodrigues , João M. P. Cardoso |
|
ISBN:
|
972-99353-8-6 |
|
Editors:
|
João M. P. Cardoso |
|
Year:
|
2005 |
|
Edition:
|
Single |
|
Keywords:
|
Reconfigurable computing, Hardware Compilers, RTL-Simulation, Datapath, Control Units, FPGA. |
|
Type:
|
Workshop Paper |
|
First Page:
|
168 |
|
Last Page:
|
175 |
|
Language:
|
English |
|
Cover:
|
|
|
Full Contents:
|
click to dowload 
|
|
Paper Abstract:
|
This paper presents an infrastructure to verify the functionality of the specific architectures generated by a high-level compiler, targeting dynamically reconfigurable hardware. Java, XML, and XSL technologies are used to support the infrastructure. As simulation engine we use Hades, an event driven Java based simulator. It results in a suitable scheme to test the designs generated by the compiler each time a new optimization technique is included or changes in the compiler are performed. We believe this infrastructure will be very important to verify, by functional simulation, further research techniques, as far as compilation to FPGA-based reconfigurable computing is concerned. |
|
|
|
|
|
|
