|
Title:
|
A DYNAMIC OPTICALLY RECONFIGURABLE GATE ARRAY USING DYNAMIC METHOD |
|
Author(s):
|
Minoru Watanabe , Fuminori Kobayashi |
|
ISBN:
|
972-99353-8-6 |
|
Editors:
|
João M. P. Cardoso |
|
Year:
|
2005 |
|
Edition:
|
Single |
|
Keywords:
|
FPGAs, Dynamically Reconfigurable Processors, Optically Reconfigurable Devices, Optical Reconfiguration . |
|
Type:
|
Workshop Paper |
|
First Page:
|
50 |
|
Last Page:
|
58 |
|
Language:
|
English |
|
Cover:
|
|
|
Full Contents:
|
click to dowload 
|
|
Paper Abstract:
|
To date, we have fabricated 68-gate-count Dynamic Optically Reconfigurable Gate Arrays (DORGAs). Their reconfiguration period has been confirmed as less than 6 ns. As the next step, we have begun development of high-gate-count DORGAs. The new DORGA-VLSI chip can achieve a 26,350-gate count through reduction of the photodiode size, photodiode spacing, and through introduction of a small dynamic optical reconfiguration circuit. This paper presents the new design of that 26,350-gate-count DORGA using a standard 0.35um 3-Metal CMOS process technology. In addition, photodiode characteristics are extracted from experimental results using an estimation chip with similar photodiodes and an identical gate array structure. |
|
|
|
|
|
|
